Abstract-In this paper, we present a fast and accurate delay estimation method for buffered interconnects. The interconnect wire is modeled by the transmission line model which is more accurate and efficient than lumped circuit model. For the interconnect wire, we specify the wire shape to be of the form f ( z ) = aecb2. Note that if we let b = 0, our work is reduced to uniform wire case. using first three poles in the transfer function, we derive analytical expressions for calculating delay at any threshold voltage under a finite ramp input. The expressions involved in calculating coefficients in the transfer function are also analytical. We use k-factor equations to estimate delays for buffers. Since the k-factor equations require a loading capacitance for delay computation, we use the effective capacitance technique introduced in 1171 to calculate the effective capacitance for each interconnect wire which is connected to a buffer. Therefore, our delay calculation for buffered interconnects is analytical and thus very efficient. Our experiments show that signal waveforms estimated by our method are very close to SPICE'S results.
I. INTRODUCTION
In today's sub-micron design, delay estimation for interconnect wire and gate/buffer is crucial in layout design, because it is the fundamental part of other techniques such as wire-sizing optimization [2, 3 , buffer insertion [I, 4, 51 and performance driven routing [IS\. While SPICE can provide comprehensive and accurate delay estimation for interconnects and buffers, it is too time consuming t o be used in layout design. What layout design needs is a fast and accurate delay estimation method. In estimating interconnect wire delay, Elmore delay model [6] has been used as a fast delay estimation method in layout design. However, it is well known that Elmore delay model can only give a rough estimate of the actual delay. Its delay value can deviate from actual delay value by over 100% [13] . Moment matching method (or AWE [16] ) is another approach for estimating interconnect delay. Although it is more accurate than Elmore delay model, it requires a lumped circuit approximation for interconnect wires. In fact, it has been found that the lumped circuit representation of interconnect can not catch first few moments accurately [lo] . On the other hand, lumped circuit model is not efficient for large interconnects. As it is pointed out in [lo] respectively. Furthermore, the operating frequency gradually approaches and even goes beyond Giga Hertz. To accurately characterize the electrical properties of interconnect wires in high frequency, transmission line model need t o be adopted [lo, In estimating delay for a buffer, there are two kinds of delay models which are often used in layout design, simple switch RC model and macromodels (such as k-factor equations) [19].
In the simple switch model, a buffer is modeled by an effective resistance and a load capacitance. It has been used together with Elmore delay model to estimate delay for buffered interconnects [4, 51. However, since it assumes constant driver resistance and capacitance, it can not catch the nonlinear behavior of a buffer accurately. Therefore, it is not an accurate delay model. Macromodels such as k-factor equations [19] precharacterize the driver delay of each type of gate/buffer in terms of the input transition time and load Capacitance. Since the model coefficients are determined based on SPICE simulations, it is more accurate and reliable than simple RC switch model.
In this paper, we present a fast and accurate delay estimation method for buffered interconnects, where we use transmission line to model interconnects and k-factor equations to characterize buffers. To our knowledge, no similar work has been done in the past literature. The interconnect wire that we are considering is specified to be of the form f(z) = aeCbz, because it is found effective in delay minimization under Elmore delay model [2, 31. By using first three poles in the transfer function, we derive analytical expressions for calculating delay a t any threshold voltage under a finite ramp input. The expressions involved in calculating coefficients in the transfer function are also analytical. In estimating buffer delays, since the k-factor equations require a loading capacitance for delay computation, we use the effective capacitance technique introduced in [17] to calculate the effective capacitance for each interconnect wire which is connected to a buffer. Therefore, our delay calculation for buffered interconnects is analytical and thus very efficient. Our experiments show that signal waveforms estimated by our method are very close to SPICE'S results.
The rest of the paper is organized as follows. Section 2 shows a outline of delay calculation for buffered transmission lines. In section 3, we model each wire as a transmission line, and in section 4 we derive analytical delay expressions for calculating delay a t any threshold voltage. In section 5, we derive an equivalent CRC n-model for the interconnect wire and then calculate its effective capacitance. In section 6, we perform some experiments on buffered interconnects. Some conclusions and future directions are given in section 7.
DELAY CALCULATION FOR BUFFERED INTERCONNECTS
Consider a non-uniform transmission line which is connected by two buffers in Fig.1 , the delay calculation for this buffered interconnect consists of two steps. One is for transmission line and the other is for buffer. We approximate each voltage waveform as a ramp which has two parameters to characterize, shift time S and transition time T (e.g., falling time Tf or rising time TT). These two parameters are clearly defined in Fig.2 . For any voltage waveform, its approximated ramp is obtained by connecting two points a t threshold voltages 10% and 90% (see Fig.2 ). Therefore, our two-step delay calculation 533 0-7803-6633-6/01/%10.00 OZOOl IEEE. can be symbolically written as:
where f w i r e and ! b u f f e r are analytical functions which depend on input voltage waveform. The purpose of this paper is t o derive f,,,ire as an analytical function. Briefly, we model each interconnect wire as a transmission line. In deriving the transmission line equations, we take both fringing capacitance and inductance into consideration, since these two effects can not be neglected in deep sub-micron design [7, 81. fwire is derived based on first three poles in the transfer function H ( s ) = l+blS+b:SZ+b3s~.
Since coefficients bl, b2 and b3 are also calculated through analytical expressions, the delay estimation for the wire is analytical.
To obtain the expression of f b u f f e r for the buffer, we use k-factor equations to characterize delays at threshold voltages 10% and 90% [19] :
where C, = C,/W, CL represents the buffer's load capacitance, and W is the buffer width and Ti, is input signal's transition time. The k coefficients are determined based on SPICE simulations and least square fits. By using C,,, instead of CL, we have taken buffer width into consideration. It is obvious that an approximated ramp of such output waveform has parameters: S = 9t101tQQ, Tr = for a rising ramp;
and S = gt90-tlO Tf = t J + $ Q -t for a falling ramp. The whole system can be represented by two cascaded two-port networks.
In Fig.S(a) , a non-uniform wire is driven by a unit voltage source VD and has load capacitance CL. It can be represented by two cascaded networks shown in Fig.S(b) . We specify the wire shape to be of the form f(x) = because previous studies on wire-sizing optimization [2, 31 find that it is effective for delay minimization. For a system shown in Fig.3 , the transfer function and driving point admittance can be derived as [7, 81: c -SAC,
where ABC'D parameters can be obtained by solving the following transmission line equations for the non-uniform wire:
Since we have taken fringing capacitance and inductance into consideration, Z(s, x ) and Y(s, x) are expressed as: Z ( s , x) = ?eb5+s(L+2l1bx), Y(s,x) = (cf+coae-")s, wherero is unit square resistance, CO is unit area capacitance, cf is unit length fringing capacitance, lo = 2 In -, 11 = 10-'3[H/pm] and Tt,t is the distance between metal line and ground plane. Unfortunately, these two equations can not be solved analytically. By using the Picard-Carson method [9] , the authors in [8] solves these two equations iteratively by symbolic integration. Then ABCD parameters are derived as analytical expressions depending on a, b and other circuit parameters. Therefore, the coefficients in the transfer function H ( s ) N l + b l s + b~s Z + b 3 s 3 can be expressed in analytical forms. It is also proved in IS] that these analytical expressions have extreme accuracy.
The above method for calculating b coefficients in the transfer function is both more accurate and more efficient than using lumped circuit approximation. It has been found in [lo] that using 10 segments to approximate a uniform wire could cause errors in calculating coefficients b l , b2 and b3. They find that the errors for calculating b l , bz and bS are around lo%, It is not surprise that lumped circuit approximation for nonuniform wires entails bigger errors. Table I shows some calculated b coefficients using lumped circuit approximations (10 segments for each wire). For a comparison, actual values of these coefficients are also listed. We find that the maximum error can be as high as 30% even for calculating b l . After we use 100 segments in lumped circuit approximation, these calculated b coefficients are closer to actual values, but still have errors around 5%. It is obvious t h a t b l is the most important coefficient in estimating delays. We also observe in our experiments that the relative error of bl seems to be the low bound of the relative error of final delay. Therefore accurate calculation of b coefficients is necessary in delay estimation. Based on first three poles in the transfer function, we will derive analytical expressions for calculating delay at any threshold voltage. Although there are some analytical delay expressions proposed in the past literature and they are also based on high order moments (181 or poles 11, 121, they are not directly applicable in our delay model. 1181 presents delay formulas based on first three moments (which is equivalent to twc-pole approximation) under the assumption that the response is monotonic, which may not be true after considering inductance. The delay expression shown in [Ill is based on first two poles in the transfer function. The authors in [ll] make inaccurate approximations, thus the resulting delay formula is not accurate sometimes. The delay expression shown in 1121 relies on several second order polynomial fittings to the voltage response under a step input. Since it usually requires different fitting polynomials for different time intervals, it complicates delay estimation.
To derive analytical delay expressions, without loss of generality we assume a unit finite ramp input which has rising time T,. Similar For any given V t h , solving for t t h directly through equation (10) or (11) will reply on some root finding technique (e.g., the Newton-Raphson iterative method) which is not an efficient way. Since t t h is definitely within the range (0, T,], we propose t o use a polynomial to fit the voltage response within this range. T h e polynomial is chosen as w f ( t ) = flt + Jzt2 -I-f3t3, therefore t t h can be solved as cubic roots of the cubic equation W f ( t t h ) = V t h . In order to calculate coefficients f1, f2 and f3, we calculate voltages at points Tr/3, 2T,/3 and T,: Let We derive different delay expressions to distinguish between
. Complex Poles:
The transient response can be written as: Since lpll >> IpzJ, w(t) can be further approximated as:
where With the help of Lambert's W function, we can derive t t h as:
Note that our delay expressions are not restricted to nonuniform wire case. These expressions are very general, and they can be directly used in other high order moments (or poles) based delay models. 
v. II-MODELS AND EFFECTIVE CAPACITANCE
Since k-factor equations in (3) and (4) need a load capacitance, we have t o find a way to approximate an interconnect wire which is connected to a buffer as an effective load capacitance. Because of resistance shielding, a buffer can not see the total capacitance of its down stream interconnects [17] . Therefore using the total capacitance as a load is not a good approximation. As shown in Fig.4 , our calculation of effective capacitance for a wire consists of three steps. First, we can derive the driving point admittance of a wire as: 
Since a CRC &model can accurately approximate the driving point admittance, our second step is to follow the technique in [15] , i.e., we reduce the interconnect wire to an equivalent CRC II-model which has the same driving point admittance. Such 11-model has parameters:
Because the CRC n-model is incompatible with k-factor equations, our final step is to use the technique of effective capacitance introduced in [17] . An effective capacitance C,ff is thus calculated and connected to the buffer as a load.
VI. EXPERIMENTAL RESULTS
We test our delay model over several interconnects which are connected through buffers. We use SPICE to verify our delay estimation. The SPICE level-3 CMOS parameters are summarized in Table 111 . In our experiments, we choose fixed CMOS channel widths as: W , = 10pm, W, = 5pm. Wire parameters are listed in Table IV . Remember that a and b are coefficients in exponential shape function f(z) = aePbs.
There are five different wires which are numbered from 1 to 5 . We construct several buffered interconnects from these wires. As an example shown in Fig.5 , a buffered interconnect is constructed by connecting wire 1 through wire 5 and inserting a buffer between each pair. The last interconnect wire (e.g., wire 5) is connected to a load capacitance CL = 0.16pF. To simplify the presentation, we denote such buffered interconnect as "BlB2B3B4B5", where B represents a buffer. In all the experiments, we assume a fixed rising ramp with T, = Ins as inputs to the first driving buffer.
In Table V , we list some buffered interconnects and threshold delay values at the load end calculated by our method. For comparison, we also verify these delays by using SPICE. Since SPICE can not handle non-uniform wires directly, we divide each wire into a large number of segments (e.g., 1000 segments), and model each segment as a RLC circuit. We find that all delay values estimated by our method are very close to SPICE's results (the errors are within a few percent).
Furthermore, we compare our ramp output at the CL load end with the actual response from SPICE. Two of these results are shown in Fig.6 . The SPICE's response is plotted as a curve consisting of "+". Fig.6 verifies that our ramp approximation can match the actual response very well. However, SPICE is computationally expensive. For a long buffered interconnect shown in Table V , SPICE's running time is about 20 minutes. On the contrary, the running time of our method is only about 0.02 second, which is close t o that under Elmore delay model. Therefore, our method is also very efficient.
VII. CONCLUSIONS AND FUTURE DIRECTIONS
We develop an analytical delay model for buffered transmission lines. In this paper, we specify the wire shape to be of the form f(z) = ae-bx. Our experiments show that our delay model is very accurate. It is also very efficient, since delays are calculated through analytical expressions. For future work, since our k-factor equations have taken buffer width into consideration, our method can be applied in interconnect optimizations such as simultaneous wire-sizing and buffer insertion. 
